

***LCFC Confidential***

***Dooku/Jinn***

***E480/580***

***NM-B421 Rev1.0 Schematic***



***Intel KabyLake Processor with DDR4 + PCH***

***AMD R17M-P1 50/70***

***2017-09-12 Rev 1.0***

Security Classification		LC Future Center Secret Data	
Issued Date	2015/01/12	Deciphered Date	2016/01/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		LCFC	
COVER PAGE			
Size	Document Number	Rev	
Custom	EE480/580 NM-B421	2	
Date:	Monday, October 30, 2017	Sheet	1 of 99



## Voltage Rails

O --> Means ON  
X --> Means OFF

Power Plane / State	B+	+1VALW +3VALW +1.8VALW +5VALW	+1.2V +0.6VS +VCC_ST	+5VS +3VS +VCC_CORE +VCC_GT +VCC_SA +VCC_IO +VCC_STG +VGA_CORE +1.5VS +0.95VS_VGA +1.5VS_VGA +1.8VS_VGA +3VS_VGA
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

STATE	SIGNAL						
	SLP_A#	SLP_S3#	SLP_S4#	SLP_S5#	VM_PWRON	EC_ON	SUSP#
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON
S1 (Power on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	ON	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	ON	OFF

## SMBUS Control Table

	SOURCE	Main VGA	BATT	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	CP Module	Security ROM	LAN PHY
EC_SMB_CK1 EC_SMB_DA1	IT8586E +3VL	X	V +3VALW	X	X	X	X	X	X	X
EC_SMB_CK3 EC_SMB_DA3	IT8586E +3VS	V +3VS_VGA	X	X	X	V +3VS	V +3V_PCH	X	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3V_VGA	X	X	V +3VS	V +3VS	V +3VS	X	V +5VS	V +3VS	X
PCH_SML0_CLK PCH_SML0_DAT	PCH +3V_VGA	X	X	X	X	X	X	X	X	V +3VALW

## HSIO Port

Port	Device
1	USB3.0 port (On Board)
2	USB3.0 port (On Board)
3	USB3.0 port (Docking)
4	USB3.0 port (Sub Board)
5	PCIE (GPU)
6	PCIE (GPU)
7	PCIE (GPU)
8	PCIE (GPU)
9	PCIE (LAN)
10	PCIE (Card Reader)
11	SATA express (PCIE)
12	SATA express (SATA)
13	PCIE (WLAN)
14	N/A
15	M.2 (PCIE)
16	M.2 (SATA)




## USB2.0 Port


Port	Device
1	USB port (On Board)
2	USB port (On bBoard)
3	USB port (Docking)
4	USB port (Sub Board)
5	Smart Card
6	BT
7	Camera
8	Finger Printer
9	WWAN
10	Touch Panel

**BOM Structure Table**

BOM Structure	NOTE
PCB@	For PCB load BOM
3G@	3G function with WWAN
DIS@	Discreate SKU
UMA@	UMA SKU
DPRE@	With DP re-driver
NODPRE@	Bypass DP re-driver
NVPRO@	For Non-VPRO function
VPRO@	For VPRO function
MIRROR@	For mirror function
TPM@	TPM function
X76@	GPU VRAM Setting
XDP@	XDP function
EXO@	EXO function
ME@	ME Connector
EMC@	For EMC function
EMC_NS@	For EMC function (no mount)
RF@	For RF function
RF_NS@	For RF function (no mount)
KBL@	For KBL-R SKU
KBLR@	For KBL SKU








TABLE

	Pin	Interleave	Non-Interleave
Block 0	AL71	DDR0_DQ[0]	DDR0_DQ[0]
	AL68	DDR0_DQ[1]	DDR0_DQ[1]
	AN68	DDR0_DQ[2]	DDR0_DQ[2]
	AN69	DDR0_DQ[3]	DDR0_DQ[3]
	AL70	DDR0_DQ[4]	DDR0_DQ[4]
	AL69	DDR0_DQ[5]	DDR0_DQ[5]
	AN70	DDR0_DQ[6]	DDR0_DQ[6]
	AN71	DDR0_DQ[7]	DDR0_DQ[7]
	AR70	DDR0_DQ[8]	DDR0_DQ[8]
	AR68	DDR0_DQ[9]	DDR0_DQ[9]
	AU71	DDR0_DQ[10]	DDR0_DQ[10]
	AU68	DDR0_DQ[11]	DDR0_DQ[11]
	AR71	DDR0_DQ[12]	DDR0_DQ[12]
	AR69	DDR0_DQ[13]	DDR0_DQ[13]
	AU70	DDR0_DQ[14]	DDR0_DQ[14]
	AU69	DDR0_DQ[15]	DDR0_DQ[15]
Block 2	BB65	DDR0_DQ[16]	DDR0_DQ[32]
	AW65	DDR0_DQ[17]	DDR0_DQ[33]
	AW63	DDR0_DQ[18]	DDR0_DQ[34]
	AY63	DDR0_DQ[19]	DDR0_DQ[35]
	BA65	DDR0_DQ[20]	DDR0_DQ[36]
	AY65	DDR0_DQ[21]	DDR0_DQ[37]
	BA63	DDR0_DQ[22]	DDR0_DQ[38]
	BB63	DDR0_DQ[23]	DDR0_DQ[39]
	BA61	DDR0_DQ[24]	DDR0_DQ[40]
	AW61	DDR0_DQ[25]	DDR0_DQ[41]
	BB59	DDR0_DQ[26]	DDR0_DQ[42]
	AW59	DDR0_DQ[27]	DDR0_DQ[43]
	BB61	DDR0_DQ[28]	DDR0_DQ[44]
	AY61	DDR0_DQ[29]	DDR0_DQ[45]
	BA59	DDR0_DQ[30]	DDR0_DQ[46]
	AY59	DDR0_DQ[31]	DDR0_DQ[47]
Block 4	AY39	DDR0_DQ[32]	DDR1_DQ[0]
	AW39	DDR0_DQ[33]	DDR1_DQ[1]
	AY37	DDR0_DQ[34]	DDR1_DQ[2]
	AW37	DDR0_DQ[35]	DDR1_DQ[3]
	BB39	DDR0_DQ[36]	DDR1_DQ[4]
	BA39	DDR0_DQ[37]	DDR1_DQ[5]
	BA37	DDR0_DQ[38]	DDR1_DQ[6]
	BB37	DDR0_DQ[39]	DDR1_DQ[7]
	AY35	DDR0_DQ[40]	DDR1_DQ[8]
	AW35	DDR0_DQ[41]	DDR1_DQ[9]
	AY33	DDR0_DQ[42]	DDR1_DQ[10]
	AW33	DDR0_DQ[43]	DDR1_DQ[11]
	BB35	DDR0_DQ[44]	DDR1_DQ[12]
	BA35	DDR0_DQ[45]	DDR1_DQ[13]
	BA33	DDR0_DQ[46]	DDR1_DQ[14]
	BB33	DDR0_DQ[47]	DDR1_DQ[15]
Block 6	AY31	DDR0_DQ[48]	DDR1_DQ[32]
	AW31	DDR0_DQ[49]	DDR1_DQ[33]
	AY29	DDR0_DQ[50]	DDR1_DQ[34]
	AW29	DDR0_DQ[51]	DDR1_DQ[35]
	BB31	DDR0_DQ[52]	DDR1_DQ[36]
	BA31	DDR0_DQ[53]	DDR1_DQ[37]
	BA29	DDR0_DQ[54]	DDR1_DQ[38]
	BB29	DDR0_DQ[55]	DDR1_DQ[39]
	AY27	DDR0_DQ[56]	DDR1_DQ[40]
	AW27	DDR0_DQ[57]	DDR1_DQ[41]
	AY25	DDR0_DQ[58]	DDR1_DQ[42]
	AW25	DDR0_DQ[59]	DDR1_DQ[43]
	BB27	DDR0_DQ[60]	DDR1_DQ[44]
	BA27	DDR0_DQ[61]	DDR1_DQ[45]
	BA25	DDR0_DQ[62]	DDR1_DQ[46]
	BB25	DDR0_DQ[63]	DDR1_DQ[47]

↑  
LOGIC



	Pin	Interleave	Non-Interleave
Block 1	AF65	DDR1_DQ[0]	DDR0_DQ[16]
	AF64	DDR1_DQ[1]	DDR0_DQ[17]
	AK65	DDR1_DQ[2]	DDR0_DQ[18]
	AK64	DDR1_DQ[3]	DDR0_DQ[19]
	AF66	DDR1_DQ[4]	DDR0_DQ[20]
	AF67	DDR1_DQ[5]	DDR0_DQ[21]
	AK67	DDR1_DQ[6]	DDR0_DQ[22]
	AK66	DDR1_DQ[7]	DDR0_DQ[23]
	AF70	DDR1_DQ[8]	DDR0_DQ[24]
	AF68	DDR1_DQ[9]	DDR0_DQ[25]
	AH71	DDR1_DQ[10]	DDR0_DQ[26]
	AH68	DDR1_DQ[11]	DDR0_DQ[27]
	AF71	DDR1_DQ[12]	DDR0_DQ[28]
	AF69	DDR1_DQ[13]	DDR0_DQ[29]
AH70	DDR1_DQ[14]	DDR0_DQ[30]	
AH69	DDR1_DQ[15]	DDR0_DQ[31]	
Block 3	AT66	DDR1_DQ[16]	DDR0_DQ[48]
	AU66	DDR1_DQ[17]	DDR0_DQ[49]
	AP65	DDR1_DQ[18]	DDR0_DQ[50]
	AN65	DDR1_DQ[19]	DDR0_DQ[51]
	AN66	DDR1_DQ[20]	DDR0_DQ[52]
	AP66	DDR1_DQ[21]	DDR0_DQ[53]
	AT65	DDR1_DQ[22]	DDR0_DQ[54]
	AU65	DDR1_DQ[23]	DDR0_DQ[55]
	AT61	DDR1_DQ[24]	DDR0_DQ[56]
	AU61	DDR1_DQ[25]	DDR0_DQ[57]
	AP60	DDR1_DQ[26]	DDR0_DQ[58]
	AN60	DDR1_DQ[27]	DDR0_DQ[59]
	AN61	DDR1_DQ[28]	DDR0_DQ[60]
	AP61	DDR1_DQ[29]	DDR0_DQ[61]
AT60	DDR1_DQ[30]	DDR0_DQ[62]	
AU60	DDR1_DQ[31]	DDR0_DQ[63]	
Block 5	AU40	DDR1_DQ[32]	DDR1_DQ[16]
	AT40	DDR1_DQ[33]	DDR1_DQ[17]
	AT37	DDR1_DQ[34]	DDR1_DQ[18]
	AU37	DDR1_DQ[35]	DDR1_DQ[19]
	AR40	DDR1_DQ[36]	DDR1_DQ[20]
	AP40	DDR1_DQ[37]	DDR1_DQ[21]
	AP37	DDR1_DQ[38]	DDR1_DQ[22]
	AR37	DDR1_DQ[39]	DDR1_DQ[23]
	AT33	DDR1_DQ[40]	DDR1_DQ[24]
	AU33	DDR1_DQ[41]	DDR1_DQ[25]
	AU30	DDR1_DQ[42]	DDR1_DQ[26]
	AT30	DDR1_DQ[43]	DDR1_DQ[27]
	AR33	DDR1_DQ[44]	DDR1_DQ[28]
	AP33	DDR1_DQ[45]	DDR1_DQ[29]
AR30	DDR1_DQ[46]	DDR1_DQ[30]	
AP30	DDR1_DQ[47]	DDR1_DQ[31]	
Block 7	AU27	DDR1_DQ[48]	DDR1_DQ[48]
	AT27	DDR1_DQ[49]	DDR1_DQ[49]
	AT25	DDR1_DQ[50]	DDR1_DQ[50]
	AU25	DDR1_DQ[51]	DDR1_DQ[51]
	AP27	DDR1_DQ[52]	DDR1_DQ[52]
	AN27	DDR1_DQ[53]	DDR1_DQ[53]
	AN25	DDR1_DQ[54]	DDR1_DQ[54]
	AP25	DDR1_DQ[55]	DDR1_DQ[55]
	AT22	DDR1_DQ[56]	DDR1_DQ[56]
	AU22	DDR1_DQ[57]	DDR1_DQ[57]
	AU21	DDR1_DQ[58]	DDR1_DQ[58]
	AT21	DDR1_DQ[59]	DDR1_DQ[59]
	AN22	DDR1_DQ[60]	DDR1_DQ[60]
	AP22	DDR1_DQ[61]	DDR1_DQ[61]
AP21	DDR1_DQ[62]	DDR1_DQ[62]	
AN21	DDR1_DQ[63]	DDR1_DQ[63]	




TABLE			
	Pin	Interleave	Non-Interleave
Block 1	AH66	DDR1_DQSN[0]	DDR0_DQSN[2]
	AH65	DDR1_DQSP[0]	DDR0_DQSP[2]
	AG69	DDR1_DQSN[1]	DDR0_DQSN[3]
	AG70	DDR1_DQSP[1]	DDR0_DQSP[3]
Block 3	AR66	DDR1_DQSN[2]	DDR0_DQSN[6]
	AR65	DDR1_DQSP[2]	DDR0_DQSP[6]
	AR61	DDR1_DQSN[3]	DDR0_DQSN[7]
	AR60	DDR1_DQSP[3]	DDR0_DQSP[7]
Block 5	AT38	DDR1_DQSN[4]	DDR1_DQSN[2]
	AR38	DDR1_DQSP[4]	DDR1_DQSP[2]
	AT32	DDR1_DQSN[5]	DDR1_DQSN[3]
	AR32	DDR1_DQSP[5]	DDR1_DQSP[3]
Block 7	AR25	DDR1_DQSN[6]	DDR1_DQSN[6]
	AR27	DDR1_DQSP[6]	DDR1_DQSP[6]
	AR22	DDR1_DQSN[7]	DDR1_DQSN[7]
	AR21	DDR1_DQSP[7]	DDR1_DQSP[7]
			 LOGIC



TABLE			
Pin	DDR3L	LPDDR3	DDR4
AY48	DDR1_MA[5]	DDR1_CAA[0]	DDR1_MA[5]
AP50	DDR1_MA[9]	DDR1_CAA[1]	DDR1_MA[9]
BA48	DDR1_MA[6]	DDR1_CAA[2]	DDR1_MA[6]
BB48	DDR1_MA[8]	DDR1_CAA[3]	DDR1_MA[8]
AP48	DDR1_MA[7]	DDR1_CAA[4]	DDR1_MA[7]
AP52	DDR1_BA[2]	DDR1_CAA[5]	DDR1_BG[0]
AN50	DDR1_MA[12]	DDR1_CAA[6]	DDR1_MA[12]
AN48	DDR1_MA[11]	DDR1_CAA[7]	DDR1_MA[11]
AN53	DDR1_MA[15]	DDR1_CAA[8]	DDR1_ACT#
AN52	DDR1_MA[14]	DDR1_CAA[9]	DDR1_BG[1]
BA43	DDR1_MA[13]	DDR1_CAB[0]	DDR1_MA[13]
AY43	DDR1_CAS#	DDR1_CAB[1]	DDR1_MA[15]
AY44	DDR1_WE#	DDR1_CAB[2]	DDR1_MA[14]
AW44	DDR1_RAS#	DDR1_CAB[3]	DDR1_MA[16]
BB44	DDR1_BA[0]	DDR1_CAB[4]	DDR1_BA[0]
AY47	DDR1_MA[2]	DDR1_CAB[5]	DDR1_MA[2]
BA44	DDR1_BA[1]	DDR1_CAB[6]	DDR1_BA[1]
AW46	DDR1_MA[10]	DDR1_CAB[7]	DDR1_MA[10]
AY46	DDR1_MA[1]	DDR1_CAB[8]	DDR1_MA[1]
BA46	DDR1_MA[0]	DDR1_CAB[9]	DDR1_MA[0]
BB46	DDR1_MA[3]	Not Used	DDR1_MA[3]
BA47	DDR1_MA[4]	Not Used	DDR1_MA[4]


 LOGIC


+VCC\_ST <15,16,18,21,71,86>  
+VCC\_STG <18,18,71>  
+3VALW\_PCH <9,10,11,12,19>




XDP_TCLK	R0811	1	DC	2	0	0201.5%	PCH_JTAGX
XDP_TDI	R0812	1	DC	2	0	0201.5%	PCH_JTAG_TDI
XDP_TDO	R0813	1	DC	2	0	0201.5%	PCH_JTAG_TDO
XDP_TMS	R0814	1	DC	2	0	0201.5%	PCH_JTAG_TMS
XDP_TRST#	R0815	1	DC	2	0	0201.5%	PCH_JTAG_TRST#


[KBL PDG FOR DCL DEBUG]





Security Classification		LC Future Center Secret Data				Title			
Issued Date		2015/01/12		Deciphered Date		2016/01/12			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Document Number		Rev					
Custom		EE480 NM-B421		0.2					
Date		Monday, October 30, 2017		Sheet		8		of 99	






	PLANARID3	PLANARID2		PLANARID1 (GPP_C9)		PLANARID (GPP_22)
SDV	0	0	DIS (R1023)	1	NTPM(R1031)	1
FVT	0	1	JMA (R1024)	0	TPM(R1030)	0
SIT	1	0	+3VS 			
SVT	1	1				




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	KBL(F)_GPIO		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL, AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>EE480 NW-B421</b>	
				Date	Monday, October 30, 2017	Sheet 10 of 99







Processor Strapping  
543016\_543016\_SKL\_PDG\_UY\_1\_0\_pub  
P780



GPP\_B14, Internal PD 20K  
No Reboot on TCO  
Timer expiration  
pull-up to VCC3\_3 through a 1~8.2KQ  
resistor to disable this capability






Figure 11-1. High Speed I/O (HSIO) Lane Multiplexing in KBL U PCH-LP






Table 12-1. PCI Express\* Link Configurations Supported by the Guidelines in this Chapter (Sheet 1 of 2)

SKL PCH	Max Device Ports	Max Lanes	PCIe Link Config	Flexible HSIO Lanes																							
				PCIe Controller 1				PCIe Controller 2				PCIe Controller 3															
				PCI Express* Lanes																							
				1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16								
SKL U PCH-LP	6	12	1x4	P1				P5				P9															
			2x2	P1		P3		P5		P7		P9		P11													
			1x2+2x1	P1		P3		P4		P5		P7		P8		P9		P11		P12							
			2x1+1x2	P4		P3		P1		P8		P7		P5		P12		P11		P9							
SKL U PCH-LP	6	12	4x1	P1		P2		P3		P4		P5		P6		P7		P8		P9		P10		P11		P12	
			1x4																								
			2x2	P1		P1		P3		P5		P7		P9		P11											
			1x2+2x1	P1		P3		P4		P5		P6		P7		P8		P9		P10		P11		P12			

Security Classification	LC Future Center Secret Data		Title	KBL(H) PCIE/ SATA/ USB3 LGFC	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	Document Number	EE480 NM-B421
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LG FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LG FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LG FUTURE CENTER.					Rev 0.2
Monday, October 30, 2017 15:54:12 of 00					





SKYLAKE-U\_BGA1356 REV = 1 9 OF 20

Security Classification		LC Future Center Secret Data				Title			
Issued Date		2015/01/12		Deciphered Date		2016/01/12			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size	Document Number		Rev
						A4	EE480 NM-B421		0.2
						Date:	Monday, October 30, 2017		Sheet

+RTCBATT <66,80>  
+RTCVCC <15,19>  
+3VS <5,6,9,10,11,12,15,23,25,30,32,37,39,40,47,50,51,57,58,59,60,61,63,65,66,67,69,72,85,86>  
+1VALW <19,71,92>



### RTC External Circuit

+RTCBATT, +RTCVCC  
Trace width = 20mils



### RTC Crystal

1. Space > 15mils  
2. No trace under crystal  
3. Place on opposit side of MCP for temp influence



### HDD

### M.2 SSD




### WLAN

### LAN


### GPU







### CR

<69>	CLK_PCIE_SSD#	CLK_PCIE_SSD#	B42
<69>	CLK_PCIE_SSD	CLK_PCIE_SSD	A42
<69>	CLKREQ_PCIE1_SSD#	CLKREQ_PCIE1_SSD#	A17
<63>	CLK_PCIE_WLAN#	CLK_PCIE_WLAN#	D41
<63>	CLK_PCIE_WLAN	CLK_PCIE_WLAN	C41
<63>	CLKREQ_PCIE2_WLAN#	CLKREQ_PCIE2_WLAN#	A18
<67>	CLK_PCIE_LAN#	CLK_PCIE_LAN#	D40
<67>	CLK_PCIE_LAN	CLK_PCIE_LAN	C40
<67>	CLKREQ_PCIE3_LAN#	CLKREQ_PCIE3_LAN#	A10
<30>	CLK_PCIE_VGA#	CLK_PCIE_VGA#	B40
<30>	CLK_PCIE_VGA	CLK_PCIE_VGA	A40
<32>	CLKREQ_PCIE4_VGA#	CLKREQ_PCIE4_VGA#	A08
<67>	CLK_PCIE_CR#	CLK_PCIE_CR#	E40
<67>	CLK_PCIE_CR	CLK_PCIE_CR	E38
<67>	CLKREQ_PCIE5_CR#	CLKREQ_PCIE5_CR#	A07





Need close CPU For KBL-R U42 and KBL U22 control






1. must be always pulled-up to VCCRTC.
2. 1 = Enable DSW 3.3V-to-1.05V Integrated DeepSx Well (DSW) On-Die Voltage Regulator. This must always be pulled high on production boards.



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	KBL(K)_SYS PM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL, AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom
					Document Number <b>EE480 NW-B421</b>
					Date: Monday, October 30, 2017 Sheet: 15 of 99
					Rev: 0

+VCC\_CORE <17,27,87,90>  
+VCC\_ST <8,15,18,21,71,86>






#### [SKL PDDG] Package Sensing Recommendations


- 1.Trace Length Match: <25mil
- 2.Space: >25mil
- 3.Trace impedance:50ohm
- 4.Sense traces should be referenced to a solid ground plane
- 5.Avoid crossing over plane splits

#### [SKL PDG] SVID


- 1.Alert signal must be routed between Clk and Data signals to minimize Cross-Talk.








For KBL-R U42 and KBL U22 control












Ball #	Ball Names R-U42	Ball Names U22	R-U42/U22 common board guidelines
C7	XTAL24_OUT	NC	connect to R-U42 XTAL24_OUT
E3	XTAL24_IN	NC	connect to R-U42 XTAL24_IN
E35	NC	XTAL24_OUT	connect to U22 XTAL24_OUT
E37	NC	XTAL24_IN	connect to U22 XTAL24_IN
AK42	VCCCORE	VccGTx	connect to VccGTx/VCCCORE power plane island
AK43	VCCCORE	VccGTx	
AK45	VCCCORE	VccGTx	
AK46	VCCCORE	VccGTx	
AK48	VCCCORE	VccGTx	
AK50	VCCCORE	VccGTx	
AL43	VCCCORE	VccGTx	
AL46	VCCCORE	VccGTx	
AL50	VCCCORE	VccGTx	
AM48	VCCCORE	VccGTx	
AM50	VCCCORE	VccGTx	connect to VccGTx/VCCCORE power plane island
AM52	VCCCORE	VccGTx	
J43	VCCCORE	VCCGT	
J45	VCCCORE	VCCGT	
J46	VCCCORE	VCCGT	
J48	VCCCORE	VCCGT	
J50	VCCCORE	VCCGT	
J52	VCCCORE	VCCGT	
K48	VCCCORE	VCCGT	
K50	VCCCORE	VCCGT	
AK52	RSVD	VccGTx	Must Not Be Connected. RVP use this signal for debug and testing purpose only.
K52	RSVD	VCCGT	Must Not Be Connected. RVP use this signal for debug and testing purpose only.

Vinafix.com





KBL-R U42 Only Design	Do not Connect AK52 and K52 Balls, Keep as NC
KBL-R U42 Compatible Design for (KBL-R U42/KBL U22/KBL U23e) Support	Do not Connect AK52 and K52 Balls, Keep as NC






+1.2V <6.7,18,23,24,25,26,85>  
+1VALW\_PCH <21>  
+3VALW\_PCH <8,9,10,11,12>  
+VCC\_ST <8,15,16,18,21,71,86>  
+3VALW\_PRIM <15>  
+RTCVCC <14,15>  
+3VALW <6,9,12,15,40,50,58,60,63,65,66,67,72,83,84,91,95>

+1VALW <14,71,92>  
+VCC\_STG <8,16,18,71>  
+VCC\_HDA <11>



[SKL PDG]The CORE VID[0:1] signal is used by external VRS to indicate the final settling voltage for VCCPRIM\_CORE rail.




Kaby Lake R Processor Corner NCTF Motherboard Test Point Example (Sheet 1 of 2)



Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	

Kaby Lake R Processor Corner NCTF Motherboard Test Point Example (Sheet 2 of 2)

Pin Number	Pin Name	Description	Corner
BA1	NCTFVSS	Test Point (TP)	Corner BB1
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	
C1	NCTFVSS	Test Point (TP)	Corner A1
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	
A67	NCTFVSS	Test Point (TP)	Corner A71
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	



+VCC\_ST <8,15,16,18,71,86>  
+1VALW\_PCH <19>  
+VCC\_IO <5,11,18,71>



TABLE

<b>CFG0 : Stall Reset Sequence</b> after PCU PLL Lock until de-asserted 1 : No Stall 0 : Stall
<b>CFG4 : eDP Enable</b> 1 : Disabled 0 : Enabled
<b>CFG9 : SVID Bus Communication</b> 1 : Enabled 0 : Disabled


[SKL EDS]Zero Voltage Mode:VCCOPC is fixed OPC VR output voltage of 1V, the processor can drive VR to LPM (Low Power Mode) which sets VR output to 0V using ZVM# signal as shown below:

ZVM#	state	VCCOPC
0V	0V	0V
1V	1V	1V


[SKL EDS]Minimum Speed Mode: VCCEPIO can be connected to OPC VR in this case VCCEPIO is fixed to 1V. The processor can drive VR to LPM (Low Power Mode) which sets VR output to 0V using ZVM# signal . In order to achieve better power/performance it is recommended to use a separate VR for VCCEPIO in this case VCCEPIO is configurable to 0.8V/1V. The processor drives the VR to set VCCEPIO value(0.8V/1V) using MSM# signal, based on the required bandwidth for the EOPIO interface as shown below:

ZVM#	state	MSM#	state	VCCEPIO
0V	0V	X	0V	0V
1V	0V	0V	0.8V	0.8V
1V	1V	1V	1V	1V

Need close CPU For KBL-R U42 and KBL U22 control






Vinafix.com



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	KBL(T)_RSVD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	Rev
				EE480 NM-B421	0.2
				Date: Monday, October 30, 2017	Sheet 22 of 99







SPD Address = 0H

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQSP[8:0] DDR0_DQSN[8:0] DDR1_DQSP[8:0] DDR1_DQSN[8:0]	<b>Data Strobes:</b> Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	DDR4/-RS	Diff	The 9th signals[8] are applicable for UDIMM/ SODIM module with ECC in S and H-processor line processors


- +2.5V     +2.5V    <6,23,25,26,94>  
+1.2V     +1.2V    <6,7,18,23,25,26,85>  
+0.6VS     +0.6VS    <23,25,26,85>

[KBL PDG]VDDQ  
[KBL PDG] EE 10uF x16, 1uF x16. 330uF x1


Place 10uF/1uF decoupling cap, 4  
near each side of the DIMM  
connector close to VDD pins.  
330uF placeholder






[KBL PDG]VPP  
[KBL PDG] EE 10uF x2, 1uF x2.  
Place decoupling cap on DRAM side.




[KBL PDG]VTT  
[KBL PDG] EE 10uF x2, 1uF x4.



Place decoupling on the VTT plane close to SODIMM



Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQSP[8:0] DDR0_DQSN[8:0] DDR1_DQSP[8:0] DDR1_DQSN[8:0]	<b>Data Strobes:</b> Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	DDR4/-RS	Diff	The 9th signals[8] are applicable for UDIMM/ SODIM module with ECC in S and H-processor line processors



Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/09/01	Deciphered Date	2016/12/31	DDR4 CH-B PRIMARY			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Sheet Number Custom		Document Number EE480 NM-B421		Rev 0.2			
Update: Monday, October 30, 2017				Page: 25 of 99			

+2.5V  +2.5V <6,23,24,25,94>  
+1.2V  +1.2V <8,7,18,23,24,25,85>  
+0.6VS  +0.6VS <23,24,25,85>

[KBL PDG]VDDQ

[KBL PDG] EE 10uF x16, 1uF x16. 330uF x1


Place 10uF/1uF decoupling cap, 4  
near each side of the DIMM  
connector close to VDD pins.  
330uF placeholder



[KBL PDG]VPP


[KBL PDG] EE 10uF x2, 1uF x2.

Place decoupling cap on DRAM side.



[KBL PDG]VTT

[KBL PDG] EE 10uF x2, 1uF x4.




Place decoupling on the VTT plane close to SODIMM

+VCC\_CORE <16,17,87,90> +VCC\_CORE +VCC\_GT <17,88,90> +VCCCORE\_GT2 <17> +VCCCORE\_GT1 <17>

[KBL-R U4+2/KBL U2+2 Processor]VCC

[KBL-R U4+2/KBL U2+2 Processor]22uF x9,10uF x8,1uF,47uF x8




[KBL-R U4+2/KBL U2+2 Processor]VCCGT


[KBL-R U4+2/KBL U2+2 Processor]10uF x10,1uF x12



[KBL-R U4+2/KBL U2+2 Processor]1uF XBOTTOM




Vinafix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	EE480 NM-B421	0.2	
Date				Monday, October 30, 2017 1 Sheet 28 of 99			



Vinafix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	EE480 NM-B421	0.2	
Date				Monday, October 30, 2017 1 Sheet 29 of 99			













TABLE of GPU (UV3001)		
Vendor	LCFC P/N	Description
AMD(R17M-P1-70)	SA00008ED00	S IC 216-0905004 C0 FCBGA 769P GPU
AMD(R17M-P1-50)	SA00008DT00	S IC 216-0905018 C3 FCBGA 769P GPU





JTAG



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	R17M-P1-50(A)_PCIE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number EE480 NM-B421
				Date	Monday, October 30, 2017
				Sheet	30 of 99
				Rev	0.2

+1.35VS\_VGA +1.35VS\_VGA <34.36.95>








BOARD_CONFIG2[0] -0X0DATA_5443		Memory Type	Configuration	Speed	Die	Channel Size	Vendor P/N	Voltage	SRIT quantity
ID	[2:0]	EX: Samsung	16GB + 32 APCS	8.0 Gbps	B-die	4GB	64GB1317B-R21	1.55 V	4 pcs
0	000	Samsung-DDRM	25GB + 32 2PCS	8.0 Gbps	A-die	2GB	64GB1317B-R23B	1.21V	2 pcs
1	001	Micro-DDRM	25GB + 32 2PCS	8.0 Gbps	A-die	2GB	64GB1256G-00A	1.21V	2 pcs
2	010	SK Hynix-DDRM	25GB + 32 2PCS	8.0 Gbps	D-die	2GB	850C0808C-B0C	1.21V	2 pcs

AUD_PORT_CONN [2-0]	<b>BDGDATA_2</b> BDGDATA_1 BDGDATA_0	<b>111: No usable endpoints</b> 110: One usable endpoint 101: Two usable endpoints 100: Three usable endpoints 011: Four usable endpoints 010: Five usable endpoints 001: Six usable endpoints 000: All endpoints are usable	<b>0</b> (internal pull-down)	Design dependent, see description.  Provide a pull-up resistor option to <b>VDD_18</b> on the PCB for each pin.
------------------------	--	---	----------------------------------	---

<b>Security Classification</b>	<b>LC Future Center Secret Data</b>	<b>Title</b>
<b>Issued Date</b>	<b>Deciphered Date</b>	<b>R17M-P1-50(C) GPIO</b>
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THEREFORE, IT MAY NOT BE TRANSMITTED ORIGINALLY OR BY ANY MEANS IN ANY FORM OR BY ANY NAME OR BY ANY MANNER WHATSOEVER TO ANY OTHER PERSON WITHOUT WRITTEN CONSENT OF LC FUTURE CENTER.		<b>ICFC</b>  <b>Discipline Number</b> <b>ICF490 NF-8421</b>


Vinafix.com




If this interface is not used, all signal outputs can be unconnected. AUX\_ZVSS should always be connected.


Vinafix.com

Security Classification	LC Future Center Secret Data				Title	R17M-P1-50(E)_DIGITAL OUT LCFC		
Issued Date	2015/01/12	Deciphered Date	2016/01/12		Size	Document Number	Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custom	EE480 NM-B421			0.2
				Date:	Monday, October 30, 2017	Sheet	33	of 99













Security Classification		LC Future Center Secret Data		Title
Issued Date	2015/01/13	Deciphered Date	2016/01/13	
THIS PRINT OF INFORMATION IS THE PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL INFORMATION. IT IS TO BE USED ONLY FOR THE PURPOSES FOR WHICH IT WAS ISSUED. IT IS NOT TO BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER.				DORS VRAM
				EB460 NF-B421






+3VS\_VGA <30,32,37,38,91>  
+5VALW <38,42,43,47,64,66,67,71,72,84,85,86,87,88,89,91,93,94>  
+3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,40,47,50,51,57,58,59,60,61,63,65,66,67,69,72,85,86>

## POWER UP / POWER DOWN SEQUENCE




## +3VS to +3VS\_VGA



## Discharge Circuit

Security Classification	LC Future Center Secret Data		Title	DC V TO 3VS_VGA/0.95VS_VGA	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	Document Number	EE480 NM-B421
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Rev	0.2	Monday, October 30, 2017 1:58:39 PM



LC Future Center Secret Data				Title	
Security Classification	2016/01/12	Deciphered Date	2016/01/12	EC/IT8966-256/DX	ICFC
Issued Date	2016/01/12	Deciphered Date	2016/01/12	EC/IT8966-256/DX	ICFC
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF LC FUTURE CENTER TO ANY OTHER PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Drawn	Checked	Reviewed	Approved	EC/IT8966-256/DX	ICFC
2016/01/12	2016/01/12	2016/01/12	2016/01/12	EC/IT8966-256/DX	ICFC

## LAYOUT/ROUTING GUIDELINES

1.For the ADC layout notice circuits,

- a) Keep the trace away from Power, fast data bus, and CRTs. Especially PWM DC-DC control.
- b) Isolate Analog and Digital ground plane.

2.For all power plane,

a)For the VSTBY circuits,

\*Recommended net "VSTBY" minimum trace width 12mils.

b)For the VBAT circuits,


- 1) Vbat should be routed with a minimum trace width of 12 mils.
- 2) Please make the trace length short, and the trace width wide enough.
- 3) Isolate the pin-Vbat of EC and the pin of south bridge VCCRTC to avoid VBAT drops.
- 4) The capacitor connected to Diode is spare for battery installation glitch.


c)For the PLL power circuits,


Internal PLL is supplied by power pin127 of EC only and may have some filter circuit.

3.For SPI clock lines,

- a) If possible, please avoid using any through-hole.
- b) Do not use multiple signal layers for clock signals.
- c) Please make the trace length short, and the trace width wide enough.  
EC should close to PCH for HSPI signals & SPI flash should close to EC for FSPI signals.
- d) The spacing to the closest neighbor should be wide enough.
- e) The discrete damping resistors and capacitors are recommended.
- f) Keep clock traces as straight as possible. Use arc-shaped traces instead of right-angle bends.





Security Classification	LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12		EC_IT8996E-256/DX
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Size Custom	Document Number <b>EE480 NM-B421</b>	Rev 0.2
			Date	Monday, October 30, 2017	Sheet 41 of 99



Security Classification	LC Future Center Secret Data		Title
Issued Date	2015/01/12	Deciphered Date	2016/01/12
<p>This document is CONFIDENTIAL and IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL INFORMATION THAT MAY BE TRANSMITTED FROM THE COUNCIL OF THE CHIEF OF DEFENSEMENT EXCEPT AS AUTHORIZED BY THE SECRETARY. THIS DOCUMENT AND THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			RTSS455/USB TYPE-C
			
			<div style="float: right;">             Page 1 of 2           </div>



+5VALW <38,39,42,47,64,66,67,71,72,84,85,86,87,88,89,91,93,94>  
 +VBUS\_CONN <42>  
 VSYSTEM2 <80,83>  
 +VCON\_IN <42>  
 +5V\_IN <42>  
 +LDO\_3V3 <42>




Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2018/01/12	RTS5455/POWER SWITCH	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Customer	Rev
				EE480 NM-B421	0.2
				Monday, October 30, 2017 1:54:43 PM	


Vinafix.com

Security Classification	LC Future Center Secret Data		Title
Issued Date	2018/01/12	Declassified Date	2018/01/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			Document Number <b>EE480 HK-P421</b>
Date: March, October 26, 2017			Page: 44 of 46

Vinafix.com

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/01/12	Declassified Date	2018/01/12	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				
Doc#			Document Number	EE480 HK-P421
Date			Revision, October 26, 2017	Sheet 48 of 86

Vinafix.com

Security Classification	LC Future Center Secret Data				Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>EE480 NM-B421</b>	Rev 0.2	
				Date	Monday, October 30, 2017		Sheet 46 of 99

+3VS +3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,50,51,57,58,59,60,61,63,65,66,67,69,72,85,86>  
+5VS +5VS <50,51,60,61,65,66,72>  
B+ B+ <60,72,80,83,84,85,86,87,88,89,91,92,95>  
+5VALW +5VALW <38,39,42,43,64,66,67,71,72,84,85,86,87,88,89,91,93,94>








Figure 7-12. HDMI 1.4\* HPD Active Level Shifter Design Recommendation









Figure 7-13. HDMI 1.4\* HPD Cost Reduced Level Shifter Design Recommendation




Note: 3.3V transistor gate supply must turn off when CPU power is turned off.



Vinafix.com

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2018/01/12	Declassified Date	2018/01/12	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				
Doc#			Document Number	EE480 NK-P421
Date			Revision, October 26, 2017	Sheet 48 of 48


Vinafix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size	Document Number	Rev	
				Custom	EE480 NM-B421	0.2	
				Date	Monday, October 30, 2017	Sheet	49 of 99




+5VS +5VS <47,51,60,61,65,66,72>  
+3VL +3VL <19,40,42,67,72,80,82,83,84>  
+3VALW +3VALW <6,9,12,15,19,40,58,60,63,65,66,67,72,83,84,91,95>


Close to Pin13,16




Please Close Pin28




CA20 close Pin7




CA12 close Pin2




X5R CAP, Please Close Pin18




CA13 close Pin24




LDO 1V8





VREF 1V65



LDO 3V3



CA10 close Pin7




Security Classification		LC Future Center Secret Data	
Issued Date	2015/01/12	Deciphered Date	2016/01/12
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		LCFC	
CODEC-CX11852		EE480 NW-B421	
Size	Document Number	Rev	0.2
Custom			
Date	Monday, October 30, 2017	Sheet	50 of 99


+3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,57,58,59,60,61,63,65,66,67,69,72,85,86>

## PC BEEP




## EXT. MIC/LINE IN



Apple --> EXT\_MIC\_A, HGND B  
Nokia --> EXT\_MIC\_B, HGND A






## HeadPhone/LINE OUT




## SPK CONN.



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	HP/MIC JACK/Speaker	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Rev 0.2
Size	Custom	Document Number	EE480 NM-B421		
Date	Monday, October 30, 2017	Sheet	51	of	99



Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	GBE LAN PHY(BLANK) 	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size	Document Number
				Custom	EE480 NM-B421
				Date	Monday, October 30, 2017
				Sheet	53 of 99
				Rev	0.2


Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	GBE LAN SWITCH(BLANK)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	EE480 NM-B421
				Date	Monday, October 30, 2017
				Sheet	54 of 99




Rev 0.2

Vinafix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/01/12	Deciphered Date	2016/01/12	RJ45 CONN.(BLANK)			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	EE480 NM-B421	0.2	
Date				Monday, October 30, 2017	Sheet	55	of 99

Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	CARDREADER/CONN.(BLANK) 	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	EE480 NM-B421
				Date	Monday, October 30, 2017
				Sheet	56 of 99
				Rev	0.2



+3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,51,58,59,60,61,63,65,66,67,69,72,85,86>







TABLE of G-Sensor (UG5701)		
Vendor	P/N	LCFC P/N
BOSCH	BMA255	SA00005YJ00
Kionix	KX022-1020	SA000081E00

TABLE

P/N	ADDR_SEL	Address
BMA255	H	32h (W) & 33h (R)
	L	30h (W) & 31h (R)
KX022-1020	H	3Eh (W) & 3Fh (R)
	L	3Ch (W) & 3Dh (R)



Vinafix.com


Security Classification	LC Future Center Secret Data		Title	G SENSOR			
Issued Date	2015/01/12	Deciphered Date	2016/01/12				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size	Document Number	Rev
					Custom	EE480 NM-B421	0.2
					Date	Monday, October 30, 2017	Sheet 57 of 99

+3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,51,57,59,60,61,63,65,66,67,69,72,85,86>  
+3VALW <6,9,12,15,19,40,50,60,63,65,66,67,72,83,84,91,95>


TABLE of TPM (UT5801)

Vendor	LCFC P/N	Description
Infineon	SA000075L40	S IC SLB9670VQ2.0FW7.61 VQFN 32P TPM
ST	SA000089E10	S IC ST33HTPH2E32AHB4 VQFN 32P TPM

NOTE:  
Check timing sequence in SDV phase.




- NOTE:
- 1) It is recommended to connect the TPM to the system's standby voltage to improve performance.
  - 2) SPI\_RST# must be asserted for at least 5 msec after VSB power-up.
  - 3) VSB may come up anytime before VDD power-up, but not after VDD power-up.
  - 4) SPI\_RST# may be asserted together with VDD power negation, but should not at any point exceed 0.5V above the VDD power level.




Pin No	TCG PTP Spec (v38)	Infineon SLB9670VQ1.2 FW 6.10	ST Micro ST33HTPM2E32AAB9	Nuvoton NPC1650LB0YX
1	VDD	VDD	NC	VSB
2	GND	GND	NC	NC
3	GPIO	NC	NC	GPX/GPIO2
4	GPIO	NC	PP	PP
5	NC	NC	NC	TEST
6	VNC/GPIO	GPIO	NC	GPIO3
7	GPIO/VDD	PP	GPIO	NC
8	VDD	VDD	NC	VDD
9	GND	GND	NC	GND
10	VNC	NC	NC	NC
11	NC	NC	NC	Reserved
12	NC	NC	NC	GPIO4
13	VNC/GPIO	NC	NC	VDD
14	VDD	NC	NC	DNC
15	NC	NC	NC	GND
16	GND	NC	NC	
17	SPI_RST#	RST#	SPI_RST#	SPI_RST#
18	SPI_PIRQ#	PIRQ#	SPI_PIRQ#	SPI_IRQ#
19	SPI_CLK	SCLK	SPI_CLK	SCLK
20	SPI_CS#	CS#	SPI_CS#	CS#
21	MOSI	MOSI	MOSI	MOSI
22	VDD	VPS	VDD	VDD
23	GND	GND	NC	GND
24	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC
26	NC	NC	NC	NC
27	NC	NC	NC	(SERIRQ)
28	NC	NC	NC	DNC
29	VNC/GPIO	NC	NC	GPIO0
30	VNC/GPIO	NC	NC	GPIO1
31	VNC	NC	NC	NC
32	GND	GND	NC	GND

Follow THP1\_SWG\_SIT\_EC005, update TPM table


### Thermal Sensor *Close to CPU*



### Close to CHARGER



### Close to GPU



Trace width/space:10/10 mil  
Trace length:<8"

+3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,51,57,58,59,61,63,65,66,67,69,72,85,86>  
B+ <47,72,80,83,84,85,86,87,88,89,91,92,95>

LCDVDD Circuit









TABLE of POWER SWITCH (U6001)		
Vendor	LCFC P/N	Description
GMT	SA000074R00	S IC G524B1T11U SOT23 5P POWER SWITCH
SILERGY	SA000074P00	S IC SY6288C20AAC SOT23 5P POWER SWITCH




+5VS <47,50,51,60,65,66,72>  
+3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,51,57,58,59,60,63,65,66,67,69,72,85,86>



PCIE7_SATA0_CTX_DRX_P	R61141	2	NSATA_RE@	0.0201_5%	PCIE7_SATA0_CTX_R_DRX_P	C6112	1	2	NSATA_RE@	0.01U_0201_6.3V7-K	PCIE7_SATA0_CTX_DRX_P_CONN
PCIE7_SATA0_CTX_DRX_N	R61151	2	NSATA_RE@	0.0201_5%	PCIE7_SATA0_CTX_R_DRX_N	C6113	1	2	NSATA_RE@	0.01U_0201_6.3V7-K	PCIE7_SATA0_CTX_DRX_N_CONN
PCIE7_SATA0_CRX_DRX_P	R61161	2	NSATA_RE@	0.0201_5%	PCIE7_SATA0_CRX_R_DRX_P	C6114	1	2	NSATA_RE@	0.01U_0201_6.3V7-K	PCIE7_SATA0_CRX_DRX_P_CONN
PCIE7_SATA0_CRX_DRX_N	R61171	2	NSATA_RE@	0.0201_5%	PCIE7_SATA0_CRX_R_DRX_N	C6115	1	2	NSATA_RE@	0.01U_0201_6.3V7-K	PCIE7_SATA0_CRX_DRX_N_CONN

### SATA REDRIVER



Configuration Table - Output Pre-emphasis/Swing Setting


A_EM/B_EM	3 Gb/s	6 Gb/s
0	500mV pp	600mV pp
1	500mV pp + 3dB Pre-emphasis	600mV pp + 1.5dB Pre-emphasis


Configuration Table - Input Equalizer

A_EQ/B_EQ	1.5 Gb/s	3 Gb/s	6Gb/s
0	1 dB	2.5 dB	3 dB
floating	2.5 dB	5 dB	6 dB
1	4 dB	7.5 dB	9 dB

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/01/12	Deciphered Date	2016/01/12	SATA HDD CONN/REDRIVER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number EE480 NM-B421
Date: Monday, October 30, 2017				Rev: 0.2

Vinafix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/01/12	Deciphered Date	2016/01/12	SATA(BLANK)			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	EE480 NM-B421	0.2	
Date				Monday, October 30, 2017 1 Sheet 62 of 99			



+5VALW <38,39,42,43,47,66,67,71,72,84,85,86,87,88,89,91,93,94>  
+3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,51,57,58,59,60,61,63,65,66,67,69,72,85,86>

# On Board (LEFT-Front)





TABLE of POWER SWITCH (U6401)		
Vendor	LCFC P/N	Description
SILERGY	SA000074Q00	S IC SY6288D20AAC SOT23 5P POWER SWITCH
GMT	SA000079400	S IC G517F2T11U SOT-23 5P POWER SWITCH



# On Board (LEFT-Back)






TABLE of POWER SWITCH (U6401)		
Vendor	LCFC P/N	Description
TI	SA00005TD00	S IC TPS2546RTER QFN 16P USB CHARGING
Pericom	SA000066I00	S IC PI5USB2546ZHEX TQFN 16P CONTROLLER

CLT1	CLT2	CLT3	ILIM_SEL	MOD
0	0	0	X	DCH OUT held low
1	1	1	1	CDP Data Connected and Port Power Mgt. Function Active
1	1	1	0	SDP2 Data Connected
1	1	0	X	SDP1 Data Connected
0	1	0	X	SDP1 Data Connected
1	0	0	X	DCP_Short Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	X	DCP_Divider Device Forced to stay in DCP Divider 1 Charging Mode
0	1	1	X	DCP_Auto Data Disconnected and Port Power Mgt. Function Active
0	0	1	X	DCP_Auto Data Disconnected and Power Wake Function Active









+RTCBATT		+RTCBATT	<14,80>
+5VS		+5VS	<47,50,51,60,61,65,72>
+3VS		+3VS	<5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,51,57,58,59,60,61,63,65,67,69,72,85,86>
+3VALW		+3VALW	<6,9,12,15,19,40,50,58,60,63,65,67,72,83,84,91,95>


RTC CONN.

FAN CONN.






Pin No.	Signal	Note
1	ID	Fan ID
2	VCC	+5V
3	FG	2 Pulses
4	GND	—
5	PWM	PWM

POWER ADAPTER Bi-COLOR (ORANGE/WHITE)



Chip		Emitted Color	Resin Color
Type	Material	Brilliant Orange	Yellow Diffused
S2S	AlGaInP	Pure White	
T3	InGaN		

FingerPrint CONN.




+3VLO	+3VL	<19,40,42,50,72,80,82,83,84>
+3VALW	+3VALW	<6,9,12,15,19,40,50,58,60,63,65,66,72,83,84,91,95>
+5VALW	+5VALW	<38,39,42,43,47,64,66,71,72,84,85,86,87,88,89,91,93,94>
+3VS	+3VS	<5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,51,57,58,59,60,61,63,65,66,69,72,85,86>

IO\_40\_Pin conn


USB2.0

GBE LAN PHY

Card Reader



Vinafix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/01/12	Deciphered Date	2016/01/12	DOCKING CONN.			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	EE480 NM-B421	0.2	
Date				Monday, October 30, 2017 1 Sheet 68 of 99			

+3VS  +3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,51,57,58,59,60,61,63,65,66,67,72,85,86>

## M.2 SSD(M TYPE)





Table 32. Socket 2 PCIe-based SSD Module Pinout

74	3.3V_1	CONFIG_2 = GND	75
72	3.3V_2	GND	73
70	3.3V_3	GND	71
68	SUSCLK(32KHz) (I/O/3.3V)	CONFIG_1 = NC	69
	Module Key	N/C	67
	Module Key	Module Key	
	Module Key	Module Key	
	Module Key	Module Key	
	Module Key	Module Key	
58	Reserved for MFG Clock	GND	57
56	Reserved for MFG Data	REFCLKP	55
54	PEWAKE# (IO/I/O/3.3V)	REFCLKN	53
52	CLKREQ# (IO/I/O/3.3V)	GND	51
50	PERST# (IO/I/O/3.3V)	PERP0	49
48	N/C	PERP0	47
46	N/C	PERP0	45
44	N/C	PETP0	43
42	N/C	PETP0	41
40	N/C	PETH0	39
38	DEVSLP (I)	PERP1	37
36	N/C	PERP1	35
34	N/C	PERP1	33
32	N/C	PETA1	31
30	N/C	PETA1	29
28	N/C	GND	27
26	N/C	N/C	25
24	N/C	N/C	23
22	N/C	CONFIG_0 = GND	21
20	N/C	Module Key	
	Module Key	Module Key	
	Module Key	Module Key	
	Module Key	Module Key	
10	DAS/DSS# (IO)	N/C	11
8	N/C	N/C	9
6	N/C	N/C	7
4	3.3V_4	N/C	5
2	3.3V_5	GND	3
	CONFIG_3 = GND		1

Table 35. Socket 3 PCIe-based Module Pinout


74	3.3V_1	GND	75
72	3.3V_2	GND	73
70	3.3V_3	GND	71
68	SUSCLK(32KHz) (I/O/3.3V)	PEDET (NC-PCH)	69
	Module Key	N/C	67
	Module Key	Module Key	
	Module Key	Module Key	
	Module Key	Module Key	
	Module Key	Module Key	
58	Reserved/MFG Clock	GND	57
56	Reserved/MFG Data	REFCLKP	55
54	PEWAKE# (IO/I/O/3.3V)	REFCLKN	53
52	CLKREQ# (IO/I/O/3.3V)	GND	51
50	PERST# (IO/I/O/3.3V)	PERP0	49
48	N/C	PERP0	47
46	N/C	GND	45
44	N/C	PERP0	43
42	N/C	PETP0	41
40	N/C	GND	39
38	DEVSLP (I)	PERP1	37
36	N/C	PERP1	35
34	N/C	GND	33
32	N/C	PETA1	31
30	N/C	PETA1	29
28	N/C	GND	27
26	N/C	PERP2	25
24	N/C	PERP2	23
22	N/C	GND	21
20	N/C	PETA2	19
18	3.3V_4	PETA2	17
16	3.3V_5	GND	15
14	3.3V_6	PERP3	13
12	3.3V_7	PERP3	11
10	DAS/DSS# (IO)	GND	9
8	N/C	PETA3	7
6	N/C	PETA3	5
4	3.3V_8	GND	3
2	3.3V_9	GND	1

Vinafix.com


Security Classification		LC Future Center Secret Data		Title					
Issued Date		2015/01/12		Deciphered Date		2016/01/12			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size		Document Number		Rev	
				Custom		EE480 NM-B421		0.2	
				Date		Monday, October 30, 2017		Sheet	

- +1VALW <14,19,92>
- +VCC\_STG <8,16,18>
- +VCC\_IO <5,11,18,21>
- +5VALW <38,39,42,43,47,64,66,67,72,84,85,86,87,88,89,91,93,94>
- +VCC\_ST <8,15,16,18,21,86>

+1VALW to +VCC\_IO\_AP & +VCC\_ST



+5VALW <38,39,42,43,47,64,66,67,71,84,85,86,87,88,89,91,93,94>  
+5VS <47,50,51,60,61,65,66>  
+3VALW <6,9,12,15,19,40,50,58,60,63,65,66,67,83,84,91,95>  
+3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,51,57,58,59,60,61,63,65,66,67,69,85,86>  
+3VALW\_PCH <8,9,10,11,12,19>  
+3VL <19,40,42,50,67,80,82,83,84>  
+1VALW\_SUS <19>



1. MIRROR code, is correct????
2. After reset EC, EC control "Low", not High or Disable.

## Smart Switch

### +5VALW To +5VS

### +3VALW To +3VS






TABLE of POWER SWITCH (U7201)		
Vendor	LCFC P/N	Description
TI	SA00008C900	S IC TPS22976DPUR WSON 14P LOAD SWITCH
GMT	SA000067600	S IC G5016KD1U TDFN 14P LOAD SWITCH







Vinafix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	EE480 NM-B421	0.2	
Date				Monday, October 30, 2017 1 Sheet 73 of 99			


Vinafix.com

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	EE480 NM-B421	0.2	
Date				Monday, October 30, 2017 1 Sheet 74 of 99			


Vinafix.com

Security Classification		LC Future Center Secret Data		Title		
Issued Date		2015/01/12	Deciphered Date		2016/01/12	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				BLANK		
						
				Size	Document Number	Rev
				Custom	EE480 NM-B421	0.2
				Date	Monday, October 30, 2017	Sheet 75 of 99

Vinafix.com


Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>EE480 NM-B421</b>	
Date:				Monday, October 30, 2017		Sheet 76 of 99

Vinafix.com


Security Classification	LC Future Center Secret Data			Title		
Issued Date	2015/01/12	Deciphered Date	2016/01/12	BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number EE480 NF-B421	
Date: Monday, October 30, 2017				Sheet 77 of 99		

Screw Hole

CPU





WLNN



PCB Fedical Mark PAD











Vinaflx.com

BLANK

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/09/01	Deciphered Date	2016/12/31	XXXX	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Revision	Document Number
				Custom	EE480 NM-B421
Date:				Monday, October 30, 2017	Sheet 81 of 99





**PRT7 under CPU bottom side for CPU thermal protection.  
This is for thermal team request.**





Security Classification	LC Future Center Secret Data		Title	BATTERY CONN/OTP	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				EE480 NM-B421	Rev 2.0
				Date: Monday, October 30, 2017	Sheet 82 of 99






	LV6228C	RT6228A
PR220	NC	0
PR221	0	NC
PC225	4.7U	1U
PR222	0	NC
PR223	NC	0
PR224	0	115K
PR225	NC	15K
PC234	NC	10P
PR226	NC	1K








For U42  
+VCC\_CORE  
TDC= 42A  
IccMAX=64A  
OCP=70A


For U22  
+VCC\_CORE  
TDC= 21A  
IccMAX=31A  
OCP = 36A

For U42




Security Classification		LC Future Center Secret Data	
Issued Date	2013/08/05	Deciphered Date	2014/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title		LCFC	
+VCC_CORE			
Size	Document Number	EE480 NM-B421	
Custom		Rev 2.0	
Date:	Monday, October 30, 2017	Sheet	67 of 99



**+VCC\_GT**  
**TDC= 18A**  
**IccMAX=31A**  
**OCP min = 40A**

Security Classification		LC Future Center Secret Data				Title					
Issued Date		2013/08/05		Deciphered Date		2014/12/31				+VCC_GT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.											
Size Custom						Document Number		EE480 NM-B421		Rev 2.0	
Date:						Monday, October 30, 2017		Sheet		88 of 99	











+VCC\_SA  
TDC= 4A  
IccMAX=6A  
OCP = 9A


Security Classification	LC Future Center Secret Data		
Issued Date	2013/08/05	Deciphered Date	2014/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title	+VCC_SA		
Document Number	EE480 NM-B421		
Date	Monday, October 30, 2017	Sheet	89 of 99




Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number			Rev	
	EE480 NM-B421			2.0	
Date:	Monday, October 30, 2017		Sheet	90	of 99

SVC	SVD	Boot Voltage
0	0	1.1V
0	1	1.0V
1	0	0.9V(Default)
1	1	0.8V







+1VALW  
FSW=700KHz  
TDC: 6.5A  
OCP: 7.2A

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/05	Deciphered Date	2014/12/31	+1V		
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>						
Docu- ment Number				EE480 NM-B421		Rev 0.1
Date		Monday, October 30, 2017		Sheet	92	of 99







+2.5V  
 TDC: 2A  
 OCP: 4A  
 Fsw: 1MHz


Security Classification	LC Future Center Secret Data			Title		Rev
Issued Date	2013/08/05	Deciphered Date	2014/12/31	+2.5V		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Document Number	EE480 NM-B421
					Date:	Monday, October 30, 2017
					Sheet	94 of 99





Security Classification		LC Future Center Secret Data		Title		
Issued Date		Deciphered Date		Power Block Diagram		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Revision				Document Number		Rev 2.0
				EE480 NM-B421		
Date				Monday, October 30, 2017		
				Sheet		99 of 99





BATT CR2032 3V 210MAH

RTC@


EE480

Vinafix.com

Title <Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date: Monday, October 30, 2017		Sheet 97 of 99	

Vinaflx.com

BLANK

Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/09/01	Deciphered Date	2016/12/31	XXXX			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Revision		Rev	
				Document Number		2.0	
				Date		Monday, October 30, 2017	
				Sheet		98 of 99	

B+ <47,60,72,80,83,84,85,86,87,88,89,91,92,95>

+5VALW <38,39,42,43,47,64,66,67,71,72,84,85,86,87,88,89,91,93,94>

+3VALW <6,9,12,15,19,40,50,58,60,63,65,66,67,72,83,84,91,95>

+1VALW <14,19,71,92>

+1.35VS\_VGA <31,34,36,95>

+3VL <19,40,42,50,67,72,80,82,83,84>

+VBUS\_CONN <42,43>

+5VS <47,50,51,60,61,65,66,72>

+VCC\_CORE <16,17,27,87,90>

+1.2V <6,7,18,23,24,25,26,85>

+0.6VS <23,24,25,26,85>

+VCC\_GT <17,27,88,90>

+VCC\_SA <18,89,90>

+VDDCI <34,91>

+VDDC <34,91>

+1.8VALW <19,38,93>

+2.5V <6,23,24,25,26,94>

+USB\_PWR\_S2 <64>

+USB\_PWR\_S1 <64>

+3VALW\_PCH <8,9,10,11,12,19>

+3VS <5,6,9,10,11,12,14,15,23,25,30,32,37,39,40,47,50,51,57,58,59,60,61,63,65,66,67,69,72,85,86>

+1VALW\_PCH <19,21>

+VCC\_IO <5,11,18,21,71>

+VCC\_ST <8,15,16,18,21,71,86>

+VCC\_STG <8,16,18,71>

+1VALW\_SUS <19>

+VCC\_MPHYGT <19>

+RTCBATT <14,66,80>

+1.8VS\_VGA <30,32,34,38>

+1.8VALW\_PCH <19>

+3VALW\_PRIM <15,19>

+VCC\_HDA <11,19>

+3VS\_VGA <30,32,37,38,39,91>

+1VALW\_1P0 <19>

+VCC\_SRAM <19>

+VCC\_PLLEBB <19>

+RTCVCC <14,15,19>

+VCCCORE\_GT2 <17,27>

+VCCCORE\_GT1 <17,27>

+VCC\_SFROC <18>

+VCC\_SFR <18>

+VCC\_DSW3P3 <19>

+3V\_SPI <9,19>

+3VALW\_RTCPRIM <19>

+3VL\_AVCC <40>

+3VL\_EC <40>

+VCON\_IN <42,43>

+5V\_IN <42,43>

+LDO\_3V3 <42,43>

+5VS\_HDMI <47>

+3VS\_VDDO <50>

+3V\_LDO <50>

+3V\_AVDD\_HP <50>

+3VS\_VDDIO <50>

+3VS\_DVDD <50>

+5VS\_AVDD <50>

+1.8V\_LDO <50>

+1.65V\_LDO <50>

+VS\_TPCP <65>

***LCFC Confidential***

***Dooku***

***E480***

***NS-B421 Rev1.0 Schematic***


***Intel KBL-R Processor with DDR4***


***AMD R17M-P1-50/70***





***2017-09-27 Rev1.0***


# IO Board

power botton



Security Classification		LC Future Center Secret Data				Title									
Issued Date		2017/03/17		Deciphered Date		2017/12/31				BLOCK DIAGRAM					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size		Document Number		Rev					
						Custom		E480 NS-B421						1.0	
						Date:		Wednesday, September 27, 2017						Sheet 2 of 7	












Table of X-FORM (U0501)		
Vendor	LCFC PN	Description
BOTHHAND	SP050008B00	S X'FORM_ NA0069R LF LAN



RJ-45 Conn.








+3VS

3,4


All of cap. close to chip



Close to JREAD1.



Vinafix.com

Security Classification		LC Future Center Secret Data		<div>Title</div> <div>Card Reader</div> <div></div>	
Issued Date	2017/03/17	Deciphered Date	2017/12/31		
<div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</div>					
Size	Custom	Document	Number	<div>E480 NS-B421</div> <div>Rev 1.</div>	
Date:	Wednesday, September 27, 2017		Sheet	6	of 7

